Abstract -A fully-integrated 8-way power combining amplifier for 120 GHz application in an advanced 90 nm SiGe HBT technology is presented. The single-ended PA breakout has a small-signal gain of 20 dB and Psat of 12.5-13.8 dBm at 114 to 130 GHz. The 8-way power combining PA achieves a small-signal gain of 15 dB and peak Psat of 20-20.8 dBm at 114-126 GHz with a PAE of 7.6-6.3 %. To our knowledge, this is the highest power silicon-based D-band amplifier to-date.
I. INTRODUCTION
Recent work in SiGe technology have demonstrated the capability of generating significant millimeter-wave power at F-band (90 to 140 GHz) and D-band (110 to 170 GHz) with reasonable efficiencies [1] - [4] . Fullyintegrated power amplifiers (PAs) at D-band are essential components for frequency multipliers [5] , [6] in application of high data-rate communications, imaging systems, and remote sensing. The goal of this work is to achieve power amplifiers capable of delivering an output power >20 dBm for mm-wave systems.
II. TECHNOLOGY
The 120 GHz PAs are designed using IBM 9HP BiC-MOS process. It is a 90 nm SiGe HBT process built on top of a 90 nm CMOS process, with a 10-layer copper metal backend and high-density MIM capacitors (12.2 fF/ µm 2 ). The transistor model from the Cadence library results in a peak f t /f max of 300/310 GHz at 1.5-2.5 mA/µm bias current (Fig. 1 ). However, with the effect of interconnection parasitic resistance and capacitance from M1 to LD modeled in Sonnet, the peak f t /f max drops to 290/250 GHz. Fig. 1 presents the microstrip transmission line used in the PA design for the matching stubs and the powercombining network. A microstrip line is chosen over G-CPW line due to its lower loss ( Fig. 1(c) ). The 50 Ω microstrip line is implemented using the top metal LD with 10 µm width and M2 4B as ground plan (M1 4B as Vdd plan). The electromagnetic (EM) simulations using Sonnet results in 0.6-0.8 dB/mm loss at 100-150 GHz (0.9-1.1 dB/mm for a G-CPW line). In practice, and from many different other measurements done on IBM 8HP and other processes, the loss is higher than simulated and it is expected that a loss of 1-1.4 dB/mm is achieved at 100-150 GHz.
III. DESIGN
A. Single-Ended PA in class AB region. Since no foundry power-transistor layout cells are available in the Cadence library, a power transistor is implemented by aggregating smaller, highf t npn standard cell. A 4×0.09 µm 2 transistor is used as the standard aggregating cell with a single emitter finger, and dual collector, and base fingers (C-B-E-B-C), and are surrounded by a deep-trench isolation ring. The power transistors are biased near their peak f t current density at a quiescent current of 1.2 mA/µm. The first and second-stage power transistors, Q1 and Q2, consist of two parallel 4 µm npn standard cells while the third stage power transistor Q3 is implemented using four of these standard cells in parallel. The output power transistor Q4 is implemented using four of 2×4 µm npn connected in parallel to form a 32 µm emitter-length device. The first-and second-stage amplifiers provide a small-signal gain of 6 dB gain each at 120 GHz while the third-and fourth-stage provide a gain of 4 to 5 dB each. The third and fourth stage power transistors are scaled by twice the area over the previous-stage transistors to ensure that the output transistor Q4 limits the large-signal compression characteristics. All amplifiers are driven by a 1.5 supplies.
The PA design overcomes the technology's 1.5 V BV ceo by presenting a low external base impedance to the power transistor cells [7] . 300 Ω biasing resistors connected at the transistor base nodes are found to have the optimal gain and power performance in the simulation, and the resistors are implemented using the metal resistor from this process. The resulting effective collector-emitter breakdown voltage allows the output voltage at the collectors to peak above 3.2 V, a factor of 2.1 improvement over BV ceo .
The EM simulation environment of the matching networks for the 120 GHz PA is shown in Fig. 2(b) . The input matching, interstage matching, and output matching networks are implemented using LC-resonant circuits and are all modeled in Sonnet. Compact MOM capacitors, implemented using top metal LD to 6th metal M1 2B, are widely used in this design as series matching elements where DC-blocks are required. Inductors are implemented using shorted 50 Ω micorstrip lines with different lengths for different inductance values and with associated Q of 14-16 at 120 GHz. MOM capacitors are chosen over MIM capacitors for matching because they show a higher Q value (20-25) than MIM capacitors (10-14). The Vdd stubs connected at the collector nodes of power transistors are followed by dual 320 fF MIM capacitors which are operating close to self resonance and providing a very low impedance (∼1 Ω) at 120 GHz. 50 Ω quarter-wavelength microstrip lines at the collector nodes of Q3 and Q4 are used as RF chock [7] , which present an open circuit (> 500 Ω) to the low impedance collector nodes (∼10 Ω) and ease the implementation of matching network between Q3 and Q4 and output matching. The input and output ports of the power amplifier are matched to 50 Ω for the further integration in the 8-way power combining PA.
B. 8-way Power Combining PA Fig. 3 presents the schematic of the 8-way power combining PA. The design consists of 8 single-ended PAs to form a two-dimension PA array. Two adjacent PAs in the array are tied together at input and output nodes to form a PA pair. The impedance looking into the output nodes of the PA pair are 25 Ω and are transferred to 50 Ω by 35 Ω quarter-wave microstrip lines at 120 GHz. The impedance at the common node is then 50/4 = 12.5 Ω, and the four PA pairs are then connected using a 25 Ω quarterwave microstrip line to convert the 12.5 Ω to the 50 Ω output port. The input 120 GHz signal is distributed using a Wilkinson power divider and a T-junction with quarterwavelength microstrip lines to present a 50 Ω impedance to each PA input port.
IV. MEASUREMENTS
The chip microphotograph of the 8-way power combining amplifier is shown in Fig. 4 . The input and output GSG pads are designed to be compatible with both 100-and 75-µm-pitch GSG probes.
S-parameter measurements are conducted using two different setups. VDI WR-10 extenders are used to measure S-parameter from 75-110 GHz, whereas OML WR- 6 extenders are used for 110-160 GHz measurements. Calibration is done to the G-S-G probe tips using openshort-load standards on a CS-5 calibration substrate and measurements include the input and output G-S-G pads loss (1 dB loss total at 120 GHz). The measured peak small-signal gain for the single-ended PA breakout is 20 dB at 116 GHz with a 3-dB bandwidth of 110 to 122 GHz. The 8-way power combining amplifier has a peak smallsignal gain of 15 dB at 116 GHz with a 3-dB bandwidth of 108-123 GHz (Fig. 5(a) ). The 5 dB difference in the small-signal gain is due to the additional input distribution network (∼ 3 dB) and the output combining network (∼ 1 dB). The total quiescent power consumption in each case are 143.5 mW (89.7 mA), and 1.13 W (710 mA) from a 1.5-1.6 V supply, respectively. Fig. 6 shows the large-signal measurement setup. All the measurements are referenced to the GSG probe tips, and include the 0.5 dB output pad loss. The measured P out versus P in at 116 GHz with a supply of 1.6 V is shown in Fig. 7 for the 8-way power combining amplifier. The measured P sat for single-ended PA is >10 dBm from 114 to 134 GHz with a peak value of 13.8 dBm at 126 GHz (not shown), and is >17 dBm for the 8-way combining PA from 112 to 130 GHz. In particular, the 8- way power combining amplifier results in 20-20.8 dBm at 114-126 GHz, which is the highest power achieved for any silicon technology. The corresponding large-signal gain at P sat is 10 dB with a peak PAE of 7.6 % at 114 GHz, and the PAE remains >6.3 % from 114 to 126 GHz. The 8-way power combining amplifier delivers a P sat >15 dBm from 110 to 134 GHz.
V. CONCLUSION
This paper shows that a reactively-combined 8-way power amplifier with λ/4 impedance networks results in low loss power combining at 110-134 GHz, and state-ofart output power over a wide frequency bandwidth. 
